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Modeling and Simulation for Signal and Power Integrity in Mobile Platforms 
Gianni Signorini, Intel Corporation, Germany 
Stefano Grivet-Talocia, Politecnico di Torino, Italy 
 
Abstract. This tutorial will cover technological, architectural, modeling and simulation challenges 
for the Signal and Power Integrity of high-end mobile platforms. On one hand, the latest packaging 
technologies for mobile applications will be discussed, emphasizing their pros and cons in view of 
current and expected future system requirements. On the other hand, the architectural challenges 
will be translated into modeling and simulation challenges, that engineers have to face in their 
daily work for ensuring system-level signal and power quality. Fast simulation approaches based 
on reduced-order behavioral models for both interconnects and devices will be discussed in detail. 
Finally, case studies from real mobile applications will be illustrated. 
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Part 1: Signal and Power Integrity Challenges in Mobile System-in-Package and Platforms 
• Package/PCB/SiP Technologies 
• Signal Integrity Challenges 
• Power Integrity Challenges 
 
Detailed list of topics: 
• Package/PCB/SiP Technologies (40mins) 
o Limitation of standard Package/PCB (thickness, area, #IOs, …) 
o Wafer-Level vs Flip-chip Packages, #Layers 
o Trend: Integration as PoP, System-in-Package, Modules 
o Integration of Passives, Die-stacking 
• Chip-Package-Board Co-Design (5mins) 
o Methodology, Opportunities, Challenges in parallel, concurrent 
Chip/Package/Board Co-Design 
o EDA Tools, Challenges in 3D-EM simulations of combined Chip/Package/Board 
• Signal Integrity Challenges (15mins) 
o Basics 
o High-Speed Interface Trends: PCIe Gen4, Memory LP4/LP4x, MIPI DigRF4 
o EMIB / Hybrid Packages / PoP / InFO-PoP 
• Power Integrity Challenges (30mins) 
o Basics 
o Placement/BoM Constraint, Integrated Passives 
o Model availability (non-standard methodology required) 
o Noise coupling in RF interfaces and HSIO PHYs 
 
Part 2: Signal and Power Integrity Modeling and Simulation 
• Macromodeling for Passives, Interconnects and Power Delivery Networks 
o Overview of Linear Time-Invariant macromodeling approaches 
o Classical Model Order Reduction 
o Data-driven approaches: rational interpolation and approximation 
o Post-processing: passivity verification and enforcement 
o Parameterization schemes and multivariate modeling 
• Macromodels for High-Speed IOs 
o Overview of driver and receiver modeling approaches 
o From transistor-level to behavioral and algorithmic modeling 
• Methodologies for Signal Integrity, Power Integrity and RF Simulations 
o State-of-the-art and Recent Advancements 
o Application examples 
 
